

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------------|--------------------------------|----------------------|---------------------------|------------------|
| 10/706,438 | 11/12/2003 | Torsten Partsch | 2003P52601US/I331.102.101 | 7153 |
| Dicke, Billig & | 7590 06/25/2007 Czaja, PLLC | | EXAM | INER |
| Fifth Street Towers | MCFADDEN, MICHAEL B | | | |
| Suite 2250 | | ART UNIT | PAPER NUMBER | |
| 100 South Fifth | | | | TATER NOMBER |
| Minneapolis, MN 55402 | | 2188 | | |
| | | | | |
| | | | MAIL DATE | DELIVERY MODE |
| | | | 06/25/2007 | PAPER |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

| . 1 | | Application No. | Applicant(s) | | |
|---|--|---|---|--|--|
| | | 10/706,438 | PARTSCH, TORSTEN | | |
| | Office Action Summary | Examiner | Art Unit | | |
| | | Michael B. McFadden | 2188 | | |
| Period fo | The MAILING DATE of this communication app or Reply | ears on the cover sheet with the c | correspondence address | | |
| A SH WHIC - Exter after - If NC - Failu Any | ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANS of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. In pariod for reply is specified above, the maximum statutory period vere to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE | N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133). | | |
| Status | | | | | |
| 1)⊠ | Responsive to communication(s) filed on 20 Fe | ebruary 2007. | | | |
| 2a)[_ | This action is FINAL . 2b)⊠ This action is non-final. | | | | |
| 3) | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | |
| | closed in accordance with the practice under E | Ex parte Quayle, 1935 C.D. 11, 49 | 53 O.G. 213. | | |
| Dispositi | ion of Claims | , | | | |
| 5)□ 6)⊠ 7)□ | Claim(s) 1-38 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-38 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or | vn from consideration. | | | |
| Applicati | ion Papers | | | | |
| 10)⊠ | The specification is objected to by the Examine The drawing(s) filed on <u>12 November 2003</u> is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex | re: a) \square accepted or b) \square object drawing(s) be held in abeyance. Set ion is required if the drawing(s) is ob | e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d). | | |
| Priority ι | ınder 35 U.S.C. § 119 | | | | |
| 12) [] a)[| Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list | s have been received. s have been received in Applicati ity documents have been receive u (PCT Rule 17.2(a)). | ion No ed in this National Stage | | |
| Attachmen | t(s) | | , | | |
| 1) Notic 2) Notic 3) Infor | te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) or No(s)/Mail Date | 4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other: | ate | | |

DETAILED ACTION

Reopening Prosecution

In view of the Appeal Brief filed on 20 February 2007, PROSECUTION IS
 HEREBY REOPENED. New grounds of rejection are set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

- (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
 - (2) initiate a new appeal by filing a notice of appeal under 37 CFR 41.31 followed by an appeal brief under 37 CFR 41.37. The previously paid notice of appeal fee and appeal brief fee can be applied to the new appeal. If, however, the appeal fees set forth in 37 CFR 41.20 have been increased since they were previously paid, then appellant must pay the difference between the increased fees and the amount previously paid.

A Supervisory Patent Examiner (SPE) has approved of reopening prosecution by signing below:

Status of Claims

2. Claims 1-38 are pending in the Application.

Application/Control Number: 10/706,438 Page 3

Art Unit: 2188

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-3, 17, 18, and 31 are rejected under 35 U.S.C. 102(b) as being anticipated by Usami (US Patent No. 6,205,516).
- 5. Regarding Claims 1 3, 17, 18, and 31, Usami discloses a random access memory, comprising: an array of memory cells; a memory configured to receive data from the array of memory cells; a bypass circuit configured to receive the data from the array of memory cells and to bypass the memory; and a circuit configured to select between receiving the data from the memory to provide first output signals and receiving the data from the bypass circuit to provide second output signals based on a column address strobe latency signal. Also, the random access memory, wherein the circuit is configured to receive the data from the bypass circuit and provide the second output signals if the column address strobe latency signal indicates a column address strobe latency value of one. Lastly, when the random access memory, wherein the circuit is configured to receive the data from the bypass circuit and provide the second output signals if the column address strobe latency select signal indicates a column address strobe latency value of one. (See Figure 2 and Figure 4)

6. Usami discloses a programmable SDRAM. An SDRAM is inherently created from a memory array, a memory configured to receive data from the array, a bypass circuit, and a circuit that will select the programmed mode. Figure 4 shows that depending on the contents of the CAS Latency bits A4, A5, and A6 the CL (CAS Latency) will vary accordingly as described in Claims 2 and 3. Cache Latencies are varied by changing the number of pipeline stages in the cache. A CL of one means that a cache has one pipeline stage, a CL of two means two pipeline stages, and so on. Therefore, in providing multiple CLs Usami inherently teaches bypassing one or more pipeline stages based on setting of the CAS Latency bits. In bypassing a pipeline stage, a bypass circuit and a circuit configured to select between receiving data are inherent. Usami teaches varying the CAS Latency (CL) from at least CL-1 to CL-3. Having a CL-1 means that there is one pipeline stage, meaning the data is sent directly to the memory. While a CL-3 means that there are three pipeline stages, meaning the data is sent through multiple pipeline stages before being sent to the memory. Applicant has stated that Usami teaches controlling the CAS Latency based on controlling the column address counter, thereby controlling count up timing and count up number of the column address timer. While this count up timing is taking place, the data is being stalled, which will appropriately adjust the CAS Latency to the one desired. As is common in pipelines, a stall in this instance is equivalent to one stage of the pipeline. Therefore, even though a counter is being used the data to be sent to the memory is being stalled in a buffer. In order to achieve a CL-1 then this

buffer must be bypassed altogether. Therefore, a bypass circuit, in some form, must inherently be present.

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 4-16, 19-30 and 32-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Usami (US Patent No. 6,205,516).
- 9. Regarding Claims 4-11, 19-21, 25-30, and 33-38, Usami discloses circuits configured to receive first rise and fall signals to serialize the data following a read command initiated by an edge of a clock cycle. (See Figures 2 and 4.)
- 10. A programmable SDRAM must inherently contain circuit means for serializing data as initiated by an edge of a clock cycle. The Examiner takes official notice that any combination of clock edges can be combined to provide the instruction to receive data. The motivation for doing so would be to increase system speed for read and write commands. Therefore it would be obvious to use any combination of clock edges to provide the instruction to receive data so that the system can be configured to increase system speed for read and write commands to obtain the invention claimed. Using Fetterman et al. ((US Patent No. 5,553,256) herein after Fetterman) and Sharma et al. ((US Patent No. 5,829,016)

herein after Sharma), as evidentiary support, the limitations are taught. Fetterman (Column 15, Lines 9-14) teaches a read command which coincides with the rising edge of a clock cycle. While Sharma (Column 10, Lines 19-21) teaches a read command which begins on the falling edge. Therefore either rising or falling clock edges can be used to provide an instruction to receive data.

11. **Regarding Claims 12-16, 22-24, and 32,** Usami fails to disclose a tri-state output, a first in/first out memory, a low power synchronous dynamic random access memory, a double data rate-I synchronous dynamic random access memory, a double data rate-II synchronous dynamic access memory, a data delay circuit, and an off chip driver.

However, it would have been obvious for a person of ordinary skill in the art to combine these limitations with the random access memory of Usami.

The motivation for doing so would have been that using tri-states, FIFO memory, low power SDRAM, DDR1 SDRAM, DDR2 SDRAM, delay circuits, and off chip drivers in random access memory devices is an efficient way to utilize system resources along with expediting memory requests.

Therefore it would have been obvious for a person of ordinary skill in the art to combine the use of tri-states, FIFO memory, low power SDRAM, DDR1 SDRAM, DDR2 SDRAM, delay circuits, or off chip drivers with the random access memory of Usami, for the benefit of efficiently utilizing system resources along with expediting memory requests to obtain the invention claimed.

Application/Control Number: 10/706,438

Art Unit: 2188

references.

A tri-state output is taught using Cochran (US Patent No. 3,958,223) as evidentiary support. (Cochran: Column 11, Lines 64-68.) A first in/first out memory is taught by Altman (US Patent No. 3,593,286).(Altman: Column 9, Lines 73-75). A low power synchronous random access memory, otherwise known as low power SDRAM, is taught by Bunker (US Patent No. 6,469,474.)(Bunker: Column 8, Lines 54-56) A double data rate-I synchronous dynamic random access memory, otherwise known as DDR-I SDRAM, is taught by Tien et al ((US Patent No. 5,923,613) herein after Tien.)(Tien: Column 3, Lines 55-58.) A double data rate-II synchronous dynamic random access memory, otherwise known as a DDR-II SDRAM, is taught by Hovis et al. ((US Patent No. 6,434,082) herein after Hovis.)(Hovis: Column 7, Line 60 – Column 8, Line 16.) A data delay circuit is taught by Benowitz et al. ((US Patent No. 3,614,317) herein after Benowitz)(Benowitz: Column 4, Lines 60-63.) An off chip driver is taught by Cox et al. ((US Patent No. 3,987,287) herein after Cox)(Cox: Column 7, Lines 12-25.)

Page 7

12. Claims 1-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Usami (US Patent No. 6,205,516) and further in view of Sakamoto et al. (("A Digitally Programmable Delay Chip with Picosecond Resolution") herein after Sakamoto).

The respective limitations have been taught using the sited patents as evidentiary

13. For the purposes of the following rejection Usami fails to disclose a bypass circuit.

14. Regarding Claims 1 - 3, 17, 18, and 31, Usami and Sakamoto disclose a random access memory, comprising: an array of memory cells; a memory configured to receive data from the array of memory cells; a bypass circuit configured to receive the data from the array of memory cells and to bypass the memory; and a circuit configured to select between receiving the data from the memory to provide first output signals and receiving the data from the bypass circuit to provide second output signals based on a column address strobe latency signal. Also, the random access memory, wherein the circuit is configured to receive the data from the bypass circuit and provide the second output signals if the column address strobe latency signal indicates a column address strobe latency value of one. Lastly, when the random access memory, wherein the circuit is configured to receive the data from the bypass circuit and provide the second output signals if the column address strobe latency select signal indicates a column address strobe latency value of one. (Usami: Figure 2 and Figure 4.) Usami discloses a programmable SDRAM. An SDRAM is inherently created from a memory array, a memory configured to receive data from the array, and a circuit that will select the programmed mode. Usami: Figure 4 shows that depending on the contents of the CAS Latency bits A4, A5, and A6 the CL (CAS Latency) will vary accordingly as described in Claims 2 and 3. Cache Latencies are varied by changing the number of pipeline stages in the cache. A CL of one means that a cache has one pipeline stage, a CL of two means two pipeline stages, and so on. Therefore, in providing multiple CLs Usami inherently teaches bypassing one or more pipeline stages based on setting of the CAS Latency bits. In bypassing a

Application/Control Number: 10/706,438

Art Unit: 2188

pipeline stage, a bypass circuit and a circuit configured to select between receiving data are inherent. Usami teaches varying the CAS Latency (CL) from at least CL-1 to CL-3. Having a CL-1 means that there is one pipeline stage, meaning the data is sent directly to the memory. While a CL-3 means that there are three pipeline stages, meaning the data is sent through multiple pipeline stages before being sent to the memory. Applicant has stated that Usami teaches controlling the CAS Latency based on controlling the column address counter, thereby controlling count up timing and count up number of the column address timer. While this count up timing is taking place, the data is being stalled, which will appropriately adjust the CAS Latency to the one desired. As is common in pipelines, a stall in this instance is equivalent to one stage of the pipeline. Therefore, even though a counter is being used the data to be sent to the memory is being stalled in a buffer. In order to achieve a CL-1 then this buffer must be bypassed altogether.

Page 9

15. To further clarify, a delay circuit is taught by Sakamoto. Sakamoto: Figure 1 shows delay circuitry that receives an input and will then delay the data by use of a chain of multiple buffers. As previously stated, if CL-3 then it will need to be delayed three pipeline stages. This will happen by use of the delay circuit. The input will go into the 32 to 1 multiplexer and through the delay chain of buffers as necessary until the desired delay is achieved. However, when CL-1 is selected there can be no delay. The input will go into the 32 to 1 multiplexer and will immediately be outputted. Therefore at the very least the delay chain of buffers

Application/Control Number: 10/706,438 Page 10

Art Unit: 2188

will be bypassed. Therefore the combination of Usami and Sakamoto discloses a bypass circuit.

- 16. Usami and Sakamoto are analogous art because they are from the same field of endeavor, digital circuits involving delay circuitry.
- 17. At the time of the invention it would have been obvious to one of ordinary skill in the art to utilize the delay circuitry of Sakamoto as the counter delay in Usami.
- 18. The motivation for doing so would have been achieving high performance and providing low power dissipation.
- 19. Therefore it would have been obvious to utilize the delay circuitry of Sakamoto as the counter delay in Usami for the benefit of achieving high performance and providing low power dissipation to obtain the invention as specified in claim 1.
- 20. Regarding Claims 4-11, 19-21, 25-30, and 33-38, Usami and Sakamoto disclose circuits configured to receive first rise and fall signals to serialize the data following a read command initiated by an edge of a clock cycle. (Usami: Figures 2 and 4.)
- 21. A programmable SDRAM must inherently contain circuit means for serializing data as initiated by an edge of a clock cycle. The Examiner takes official notice that any combination of clock edges can be combined to provide the instruction to receive data. The motivation for doing so would be to increase system speed for read and write commands. Therefore it would be obvious to use any combination of clock edges to provide the instruction to receive data so that the system can be configured to increase system speed for read and write

commands to obtain the invention claimed. Using Fetterman et al. ((US Patent No. 5,553,256) herein after Fetterman) and Sharma et al. ((US Patent No. 5,829,016) herein after Sharma), as evidentiary support, the limitations are taught. Fetterman (Column 15, Lines 9-14) teaches a read command which coincides with the rising edge of a clock cycle. While Sharma (Column 10, Lines 19-21) teaches a read command which begins on the falling edge. Therefore either rising or falling clock edges can be used to provide an instruction to receive data.

22. **Regarding Claims 12-16, 22-24, and 32,** Usami and Sakamoto fail to disclose a tri-state output, a first in/first out memory, a low power synchronous dynamic random access memory, a double data rate-I synchronous dynamic random access memory, a double data rate-II synchronous dynamic access memory, a data delay circuit, and an off chip driver.

However, it would have been obvious for a person of ordinary skill in the art to combine these limitations with the random access memory of Usami.

The motivation for doing so would have been that using tri-states, FIFO memory, low power SDRAM, DDR1 SDRAM, DDR2 SDRAM, delay circuits, and off chip drivers in random access memory devices is an efficient way to utilize system resources along with expediting memory requests.

Therefore it would have been obvious for a person of ordinary skill in the art to combine the use of tri-states, FIFO memory, low power SDRAM, DDR1 SDRAM, DDR2 SDRAM, delay circuits, or off chip drivers with the random access memory of Usami, for

the benefit of efficiently utilizing system resources along with expediting memory requests to obtain the invention claimed.

23. A tri-state output is taught using Cochran (US Patent No. 3,958,223) as evidentiary support. (Cochran: Column 11, Lines 64-68.) A first in/first out memory is taught by Altman (US Patent No. 3,593,286).(Altman: Column 9, Lines 73-75). A low power synchronous random access memory, otherwise known as low power SDRAM, is taught by Bunker (US Patent No. 6,469,474.)(Bunker: Column 8, Lines 54-56) A double data rate-I synchronous dynamic random access memory, otherwise known as DDR-I SDRAM, is taught by Tien et al ((US Patent No. 5,923,613) herein after Tien.)(Tien: Column 3, Lines 55-58.) A double data rate-Il synchronous dynamic random access memory, otherwise known as a DDR-II SDRAM, is taught by Hovis et al. ((US Patent No. 6,434,082) herein after Hovis.)(Hovis: Column 7, Line 60 - Column 8, Line 16.) A data delay circuit is taught by Benowitz et al. ((US Patent No. 3,614,317) herein after Benowitz)(Benowitz: Column 4, Lines 60-63.) An off chip driver is taught by Cox et al. ((US Patent No. 3,987,287) herein after Cox)(Cox: Column 7, Lines 12-25.) The respective limitations have been taught using the sited patents as evidentiary references.

Application/Control Number: 10/706,438 Page 13

Art Unit: 2188

Conclusion

24. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael B. McFadden whose telephone number is (571)272-8013. The examiner can normally be reached on Monday-Friday 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sam Sough can be reached on (571)272-6799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MBM 06/20/2007

Mano Rapinanarhan
Mano Rapinanarhan
Mino Rapinariarhan
Mino Sough.